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CONSTRAINT LOGIC PROGRAMMING FOR 
REASONING ABOUT DISCRETE EVENT PROCESSES* 
J. S. OSTROFF’ 
D The purpose of this paper is to show that constraint logic programming is a 
useful computational logic for modeling, simulating, and verifying real-time 
discrete event processes. The designer’s knowledge about discrete event 
processes can be represented by a constraint logic program in a fashion 
that stays close to the mathematical definition of the processes, and can be 
used to semiautomate verification of possibly infinite-state systems. The 
constraint language CPL(%) is used to illustrate verification techniques. a 
1. INTRODUCTION 
The purpose of this paper is to show that constraint logic programming is a useful 
computational logic for modeling, simulating, and verifying real-time discrete event 
processes. The constraint logic language CLP(!R) reported in [ll], will be used to 
illustrate the main ideas. The rest of this introduction discusses the nature of 
real-time discrete event processes, and the use of constraint logic programming for 
them. 
1.1. Timed Transition Models for Discrete Systems 
Discrete event systems encompass a wide variety of physical systems that arise in 
technology. Typical examples occur in applications such as process control, flexible 
manufacturing systems, robotics, communication etworks, traffic systems, avionics, 
and embedded real-time computer systems. The processes associated with these 
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systems may be thought of as discrete in time and space, asynchronous (event-driven 
rather than clock-driven), and in some sense nondeterministic (capable of “choices” 
by some mechanism unmodeled by the system analyst). The underlying primitive 
concepts include events (transitions), states, conditions, and signals. In real-time 
discrete event processes, system correctness depends not only on the logical result 
of the system behavior, but also on the time at which the results are produced. 
In [28-311, the notion of a timed transition model (TTM)’ was introduced as an 
extension of the “fair transition systems” defined by Manna and Pnueli [32,24,33] 
-the main extension being the addition of a time metric via upper and lower time 
bounds on transitions. A TTM (like fair transition systems) is an abstract computa- 
tional device for representing a variety of models of distributed or parallel 
computation (e.g. message passing, shared variables, or Petri nets). In addition, a 
TIM may be used for representing physical devices and processes (e.g. pumps, 
hardware interlocks, and other mechanical processes), as well as real-time software 
processes with delay and timeout constructs. Once a suitable TTM is fixed for a 
given model of computation, it is straightforward to construct a real-time tempo- 
ral-logic proof theory in which properties of systems expressed in that model can 
be verified. 
The difficulty of modeling and designing real-time discrete event systems has 
long been recognized in the software engineering literature [41,34,38]. As a result, 
a variety of methods have been proposed for the analysis of real-time systems, 
including programming languages [15,39,16,14,21], state machines [42,1,71, Petri 
nets [25,35,43,36,19,17], predicate logic and Pressburger arithmetic [12,26], alge- 
braic approaches [20,37,22,18], and real-time temporal logic [3,13,23,10,271. 
While automated verification techniques for some of these frameworks have been 
given for finite-state systems (e.g. see [12,29]), not much work has been done on 
large (possibly infinite-state) systems. In this paper, the emphasis is on providing 
mechanized help for the verification of large systems, using the temporal-logic 
proof system developed in [281. 
The following description summarizes the main features of TTMs-the reader 
is referred to [28,29] for complete details. A TTM M, for a system composed of 
discrete event processes, is constructed by enumerating all the system transitions 
together with their order of occurrence. A transition r consists of a 4-tuple 
(e,, h,,Z,, u7), where e7 is the enabling condition, h, is a state transformation 
function, and l,, U, are the lower and upper time bounds. Given that it4 starts in 
some initial state sO, an abstract operational semantics for M is the set of all 
trajectories (infinite sequences of states) 
generated by the TIM. More than one transition may be simultaneously enabled 
in a given state. Let 7 be any transition that is enabled in some state si. If T occurs 
in si, then the successor state sifl is computed by applying the state transforma- 
tion function of 7 to si. 
‘In earlier papers TTMs were called extended state machines. The name was changed to TTMs to 
emphasized the timed features of transition systems. 
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A conceptual clock is assumed to tick infinitely often during the course of a 
trajectory. At each tick of the clock the clock variable t is incremented by 1, all 
other variables remaining the same. The upper-time-bound requirement asserts: if 
any transition r becomes enabled in some state of the trajectory, then 7 must 
occur in some subsequent state after no more than (its upper time bound) U, ticks 
of the clock, unless it is preempted by the occurrence of some other transition that 
disables T. The lower-time-bound requirement asserts: if any transition r becomes 
enabled in some state, it is prevented from occurring in subsequent states for (its 
lower time bound) I, ticks of the clock. Sequences of states that are executed by M 
subject to the time-bound requirements are possible behaviors of M, and are 
called trajectories. 
The set of all TIMs can be thought of as defining a representation language for 
modeling and simulating discrete event systems. Such a representation language 
has a prescriptive, operational nature, and graphic representations (e.g. via transi- 
tion graphs) can be provided to the designer to help him visualize the structure of 
each process of the system. In contrast to the prescriptive and operational nature 
of the representation language, there is also an assertion language for specifying 
the behavior of M, and for verifying that the behavior is achieved. The assertion 
language used for TTMs is temporal logic. The verification problem can then be 
posed as follows: given a TTM M, show that some real-time temporal-logic 
specification S, of required behavior is valid for M. S, is valid if all trajectories 
generated by M satisfy the specification S,. 
1.2. Constraint Logic Programming 
The proofs used in system verification usually involve a tremendous amount of 
(often trivial) detail that even a disciplined designer will find time-consuming to 
check. Mistakes are easy to make, and thus the prime purpose of introducing 
the verification formalism in the first place (i.e. to increase our confidence in the 
correctness of the system) is threatened. It is impossible to obtain a decision 
procedure that will automate verification and synthesis of arbitrary systems; 
nevertheless as much help as possible should be provided to the designer. 
The purpose of this paper is to show that the constraint logic-programming 
language2 CLP(%) (hereafter called CLP) is a useful computational ogic both for 
representing real-time transition systems and for semiautomating their verification. 
CLP has an operational model similar to PROLOG. A major difference is that 
unification is replaced by the more general mechanism of solving constraints in the 
domain of uninterpreted functors over real arithmetic terms. The following advan- 
tages accrue from the use of CLP: 
CLP facts and rules represent the designer’s knowledge about real-time transi- 
tion systems in a natural fashion (via arithmetic constraints) that stays close 
to their mathematical representation. The knowledge is separated from the 
*For a manual see The CLP(%) Programmer’s Manual, Version 2.0, June 1987, available from the 
Department of Computer Science, Monash University, Australia. 
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use that the knowledge is put to, and thus it is relatively easy to effect 
changes. 
The designer is given help in the construction of a class of proofs conveniently 
presented via proof diagrams, and the correctness of proof diagrams (once 
constructed) can be checked automatically. The problem of combinatorial 
explosion of states, encountered in state-by-state checking of proof diagrams, 
is alleviated by the fact that CLP exploits the rich structure provided by real 
numbers to efficiently solve real-valued constraints, thus reducing the size of 
the search space. Thus “large” (even infinite) state spaces can be searched 
and checked. 
There are more powerful theorem provers [5] than CLP, and resolution theorem 
provers have been suggested for linear-time temporal logic (e.g. [2]). However, 
what is needed is a computational language that will be suitable both as an 
(axiomatic) assertion language and for representing the operational nature of 
TTMs. Constraint logic programming is a suitable compromise: transition systems 
are easy to represent in a fashion that stays close to their mathematical definition, 
and many useful assertions for reasoning about the transition system can be posed 
as constraint-satisfaction problems. Current research into mixed transition systems 
[4], which include both discrete and continuous variables, require the use of real 
numbers. The axioms for real numbers need not be asserted in CLP, as CLP has 
the built-in ability to reason about the uncountable domain of real numbers. There 
are other interesting constraint logic-programming languages such as CHIP [81, 
Trilogy [40], and PROLOG-III [6]; however, these other languages do not deal 
with constraints over real numbers. 
The train-gate example used in this paper for illustrating TTMs and proof 
diagrams is a slightly altered version of the example used in [30]. For simplicity, the 
train-gate example is somewhat contrived and “small” (in the numbers of pro- 
cesses, variables, and states3). However, CLP has been used to verify proof 
diagrams of larger systems (e.g. see the shared-track example in [28], which has 
about 1015 states), where straight state generation and subsequent esting would be 
ruled out because of the time complexity involved. The advantage of CLP is that it 
performs its checks on the state space without the knowledge engineer explicitly 
adding control information to determine the order of state generation and con- 
straint testing. This alleviates the problem of combinatorial state explosion. 
1.3. Organization of the Paper 
In Section 2 the notion of a TIM is illustrated with the train-gate example. Section 
3 describes the use of proof diagrams for verifying specifications. Section 4 
describes how CLP may be used for simulation, proof-diagram construction, and 
verification. Simulation and verification are illustrated with the train-gate example. 
Section 5 concludes with a discussion of the use of CLP for automated verification. 
3Strictly speaking, the state space is infinite because of the addition of the counter variable z. 
However, the counter plays no part in the verification, and thus can easily be “projected out” of the 
state space, leaving it finite. An interesting consequence of using CLP is that the elimination of z does 
not have to be done by the designer (knowledge engineer), but is done automatically by the CLP 
interpreter. CLP automatically “projects” the answer constraints onto the goal variables. 
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2. EXAMPLE OF A lTM: A TRAIN SYSTEM 
This section describes the train-gate example which will be used to illustrate the 
notion of a timed transition model. The reader is referred to [29,31] for a formal 
definition of all terms mentioned below, such as activities, events, activity and data 
variables, and parallel composition of ‘ITMs. 
In the transition graph of Figure 1, a railway crossing consists of three pro- 
cesses: a train, gate, and controller. Each process will be represented by a TIM. 
The complete train system is also represented by a ‘ITM called truinGate, which 
consists of the parallel composition of the TTMs plant and controller: 
trainGate = plant II controller. 
In turn, the plant consists of two devices: 
plunt = train II gate, 
where the TIM train represents trains that approach the railway crossing (with 
event label q), enter the level crossing (a,), and then depart (61, and the TTM 
gate represents a gate that can be lowered (fl) or raised (6). The event label S is 
FIGURE 1. mM representation of the train-gate system. Train activity variable: x1 E 
(trawling, approaching, ingate}; train data variable: z E {O, 1,2,. . . }; gate activity variable: 
x2 E (up, down}; controller activity variable: x3 E {Ll, L2, L3); controller data variable: 
y E {truueling, approaching, ingute}. 
PLANT 
m!xl 
Train TTM 
m!xI 
measurement m 
T 
A 
C control channel 
c?/? 
Gate TTM 
c!j3 6 y = approaching 
C-:;;-,?,L2 
(_ ) TcRooN;Lm 
skip + y # approaching 
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shared by the train and the gate (more on this later). The event LX* has a lower 
time bound l,_ which stems from the train inertia; i.e., from the time that the train 
first approaches the crossing, the clock ticks la2 ticks before the train reaches the 
level crossing. The upper time bound is infinity, as there is no guarantee that the 
train will actually reach the level crossing (it may break down). 
The controller consists of a single process represented by the TTM controller. 
In general, a controller may also be constructed from the parallel composition of 
many TTMs. Controller TTMs are usually implemented as software processes in a 
real-time programming language, so that changes can easily be made [28]. Pro- 
gramming constructs such as delays and timeouts can be modeled by lower and 
upper time bounds on the corresponding TTM transitions. 
The plant represents that part of the system that is given and whose structure 
cannot be altered. However, there is usually the possibility of influencing the 
behavior of the plant by appropriate control actions. For the plant of the train-gate 
example, measurements of the train state can be made over the channel m, and 
based on the current measurements, a decision can be made by the controller to 
issue a command over the channel c for the gate to be lowered. The gate edge 
labeled c?p means the gate is waiting to receive a command from the controller 
over the channel c to lower the gate.4 
In contrast to the plant, the controller is that part of the overall system 
truinGate that can be altered by the designer to achieve his goals. In the case of 
truinGate, the controller has been designed so as to prevent the gate from being up 
while simultaneously the train is on the level crossing. Also, the gate should not be 
lowered unnecessarily (i.e., once the gate has been raised, it should not be lowered 
unless a train once again approaches). 
Each process has a distinguished variable called the activity variable. For 
example, the activity variable of the TTM train is xi, with associated range 
@pe(x,) = {traveling, approaching, ingute). Each element in type(x,) is called an 
activity of the TIM train. Thus the activities of the train are traveling, approaching 
(close to the crossing), and ingate (actually on the crossing). The activities of the 
gate are up and down. Events (transitions) such as p (the gate is lowered) and cq 
(the train enters the approach zone) are assumed to occur instantaneously, while 
activities have duration in time. 
In addition to the activity variables of TTMs (for control information), each 
TTM can optionally have a set of data variables. Data variables represent numeri- 
cal information (such as temperatures, pressures, levels, or counters) in the plant, 
and can also be used for program variables in software processes. For example, the 
train has a counter z [where type(z) is the set of natural numbers] for counting the 
number of trains that have crossed over the level crossing. If the transition cy2 
occurs in a state s of truinGate, then the successor state s’ coincides with s, except 
that the value of xi is ingate, and the value of z is s(z) + 1 [where s(z) 
is the value of z in the state s-i.e., the counter z is incremented by 1 on 
the occurrence of q]. The transformation function ha* of (Y* is denoted [xi : in, 
z : z + l] (so that only those components that are changed are indicated). 
4The controller operation c!/3 means “send the command j3 on channel c to the gate”. The 
notations c!p and c?p are borrowed from synchronous communicating actions in CSP 191. 
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The controller process has a data variable y, which is used to store the current 
measurement of train activity, and thus has the same type as xi. 
An edge such as 
guard-operation 
- ad 0 
in a transition-graph representation of a TIM has the intepretation: “if the TIM 
is currently in activity a, and if the guard evaluates to true, then the edge is 
traversed while doing operation, after which the TIM is in activity ad”. If the 
guard is left out, then it is assumed to be true. The operation may be an 
assignment, or a communication involving the sending or receiving of a message. It 
is a straightforward matter to translate an edge of a transition graph into a 
transition. The enabling condition is (guard AX = as), where x is the activity 
variable of the process containing the edge. If operation is the simultaneous 
assignment vl:al,...,u,. . a,, of data variables u1 to u, to expressions a, to a,, 
then the transformation function is [x : ad, operation]. A similar translation proce- 
dure can be given for linear text programs, Petri nets, or communicating sequential 
processes [33]. 
Operations can be used to communicate or to update data variables. There are 
three kinds of operations: 
1. An example of an assignment operation is a,[~ : z + 11, which is read “the 
value of the expression z + 1 is assigned to 2”. Multiple simultaneous 
assignments (e.g. 2) are denoted a[y, : a,, yz : a*]. 
2. An example of a send operation is m!x,, meaning that the current value of 
the activity variable x1 is sent on channel m. 
3. An example of a receive operation is m?y, meaning that the message 
received on channel m is placed in the data variable y. 
As in CSP [9], we arrange for TTMs to synchronize their events when they need 
to interact. In this way, the lower-level handshaking (e.g., via semiphores, moni- 
tors, or condition queues) may be ignored. The synchronized action consisting of 
the simultaneous participation of component events is called an interaction. For 
example, the interaction consisting of the edges with operation m!x, in the train 
and m?y in the controller forms a communicating transition (called m-than), in 
which there is a distributed assignment of the value of x1 to y. As another 
example of an interaction, all three ITMs share an event label 6. For the train 
TTM, 6 represents the train exiting from the crossings, for the gate TIM it 
represents the raising of the gate, and in the controller TTM it represents a 
“reset” or controller initialize. The three edges together form a shared transition. 
The resulting shared transition involves the simultaneous action in which the train 
exits, the gate is raised, and the controller is reset. 
The total behavior of trainGate can be described by the six transitions listed in 
Table 1. Three of the transitions are interactions and the other three are the 
“local” actions al, aZ, and skip. Two of the interactions are communication 
transitions (one over the channel c and the other over the channel m), and the 
third interaction 6 is a shared transition. In the table, tr is an abbreviation for 
travelling, in for ingate, and up for approaching. 
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TABLE 1. Transitions for the train-gate xample 
Name Enabling condition Transformation Lower Upper 
a1 (x, = fr) ix* : UP1 0 co 
a2 (x, = UPI [x,:in,z:z+l] 10 cc 
B (x,=upAx,=L2Ay=ap) [x2 : down, xj : L31 0 % 
s (x, = in AX2 =hvn AXj = L3) [x,:tr,XZ:Up,Xg:L1l 0 m 
m-&an (x, = Ll) [xg : L7.7 Y : x*1 0 urn 
skip h,= L2AyZap) [x,:Lll 0 US 
Each transition T in Table 1 consists of an enabling condition e7, a transforma- 
tion function h,, and lower and upper time bounds I, and u,. The set of all 
transitions of truinGate is denoted qroinGate, and TrainGare denotes the set of 
variables of the TTM truinGate (including activity variables such as xi and data 
variables such as z). 
Usually there is more than one initial state for a given system. The initial 
condition OtrainCole is a predicate whose satisfying states are exactly the initial 
states of trainGate. For example, the initial condition 
@trainGale - 
def& = travelling A x2 = up A x3 = L 1) 
specifies all states in which the train is not yet near the crossing, the gate is up, and 
the controller is at Ll . Neither the train counter variable z nor the controller data 
variable y is initially restricted. 
A precise definition of a TTM is given by M = W’, 0, 93,where Y is the set of 
all TTM variables, 0 its initial condition, and .7 its set of transitions. A state s is 
a mapping from the variables set to the values (or types) of the variables. The 
abstract operational semantics of the TTM is given by all its possible trajectories 
(or sequences of states) as mentioned in the Introduction. 
The TIM truinGate is thus precisely defined as 
trainGate d2f ( TrainGate, @trainGate 7 KrainCate) * 
The CLP representation of thinGate follows very closely to its mathematical 
definition as given above (see Section 4). 
3. TEMPORAL LOGIC AND PROOF DIAGRAMS 
This section illustrates the use of temporal logic for specifying real-time discrete 
event systems, and summarizes the construction of proof diagrams and their use in 
verification. This summary provides the basis for the subsequent discussion of how 
CLP automates verification. For a more detailed discussion of real-time temporal 
logic and proof diagrams and an account of the sound proof system used in this 
section, the reader is referred to 1281. 
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Real-time temporal logic allows the expression of a variety of TTM properties, 
e.g. 
safety properties such as W-henceforth the property P will be true, 
liveness properties such as OP--the property P must eventually become true, 
and 
real-time response properties such as O(P A t = 6)--the property P must 
eventually become true at time 6 ticks (of the clock variable t). 
A temporal specification S of a TTM is satisfied in a trajectory of the lTM if S 
evaluates to true in the trajectory. For example, OP is satisfied in the trajectory 
SOSISZ...S~... if there is some state si in which the property P holds true. 
For simplicity, consider the invariance5 property for the train-gate system 
specified as 
def 
StrainCare = q 7(x,=ingateAx,=up), 
meaning “henceforth it is not the case that the gate is up while simultaneously the 
train is crossing.” Straingore is a valid property of A4 if all possible trajectories 
executed by trainGate satisfy StrainGate. 
The following notation is used in the sequel: 
cp, cpo, cpl,. . . and $, h . . . denote state formulas. State formulas are predicates 
that can be evaluated to true or false in a single state. By contrast, temporal 
formulas containing temporal operators can only be evaluated in trajectories 
(sequence of states). The initial condition OlrainCare is an example of a state 
formula. A state formula is valid if it evaluates to true in all states. Given a 
transition 7 with transformation functions [vI : a,, . . . , vk : ak], we let 40~ 
denote cpz;;::::$ (i.e., all free occurrences of variables vl,. . . , vk in cp are 
simultaneously replaced by the expressions a,, . . . , ak respectively). 
For any transition T, if (e, A cpl) + cp; is satisfied in every state, then we say “7 
leads from cpl to (p2”, and we write Iv,) T((PJ. The condition (e, A cpl) + cp; 
is similar to the Hoare logic axiom for the assignment statement, except that 
the enabling condition is used to strengthen the precondition. As will be 
seen, an important feature of CLP is that it performs an efficient check for 
the validity of state formulas such as (e, A cpt) -+ cp;. 
For any set of transitions Y, (cp,} .7{(p,) is an abbreviation for: {cpI) 7 ((~~1 for 
each 7 E 97 
‘The rest of this paper will focus on the use of CLP for constructing and checking proof diagrams 
for invariances. However, the same notions can be used for checking eventualities and other temporal 
properties. For eventualities, in addition to checks similar to those used for invariances, two other 
checks are needed: the diagram must be acyclic, and certain “progress” transitions must be enabled in 
all states of a node [28]. These additional checks are easily implemented in CLP. 
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A typical proof rule for proving invariances of real-time temporal logic is the 
rule INV given by 
(91 FM) 
o+* 
q * 
The above proof rule may be illustrated with a proof diagram, i.e. a “high-level” 
version of state reachability graph. To prove StrainGate using INV, it is sufficient to 
perform the following checks: 
1. Start with a state formula I+$,, (called an initial node of the proof diagram) 
that is either the initial condition OtrainCate or a weakened version thereof, 
and check the validity of 
I&+ -l(Xl =inguteAx,=up) (1) 
as required by the second hypothesis of INV. In addition: 
2. Systematically explore and check all possible developments to new nodes 
from the initial node. Let cp be the disjunction of all nodes in the proof 
diagram. It trivially follows that (cl0 + cp is valid, and since OIrainCate + I+&,, 
the validity of 
@trainGate + Cp (2) 
follows. Every transition that is enabled in some state satisfying the initial 
node may lead to a new node, which in turn must be systematically checked 
for exiting transitions. If for each node $i in the proof diagram 
tii+ 7(x1=inguteAx,=z4p) (3) 
(i.e. all states satisfying the node also satisfy the required property) and 
1 Sil ZrainCate( Cpl (4) 
(i.e. all transitions that exit from a node lead to another node) are valid, 
’ then the validity of 
ICP) KrainGate ( ‘PI (5) 
trivially follows. From the formulas (5), (2) and INV we obtain q p. Since by 
(3) it follows that cp + 7(x1 = ingute A x2 = up) is valid, it then trivially 
follows from temporal reasoning that StrainCare is also valid. 
Since each node (representing a state formula) in the proof diagram has a possibly 
infinite set of satisfying states, it is possible to obtain a finite number of nodes and 
edges to be checked, even if there are an infinite number of states. 
The proof of specification StrainCare is illustrated in the proof diagram of Fig. 2. 
An arrow labeled T from some node & to (G;. means that {I,$) T($J is valid. 
In Figure 2, the transition (Ye does not always lead to a suitable node, which is 
why no node is shown at the arrow destination in some cases. In fact, at the three 
nodes $i, &, and I,!J~, for transition (Ye, the formula given in (3) is not valid, 
because cy2 leads to a state formula that is inconsistent with --,(x1 = ingute A x2 = 
up). The INV proof rule on its own is not strong enough to prove the required 
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I;-;;“““‘33 
$3 : 2, = approaching A 22 = up A 23 = L2 A y = approaching 
i 6 G2 : z1 = approaching A 22 = up A 23 = Ll 
$1 : x1 = approaching A 22 = up A x3 = L2 A y # approaching 
L 
- 
a1 
t 
$J~ : xl = travelzing A 22 = up A (23 = Ll V (x3 = L2 A y # approaching)) 
I FIGURE 2. Proof diagram for train-gate example. 
property, because it does not use the information conveyed by the time bounds. It 
is by means of the time bounds that it can be shown that CY~ will not occur from 
the three nodes, and hence that the required invariance is preserved. Thus, 
although the proof rule indicates to us where real-time reasoning must be em- 
ployed (in this case with respect to (Y*), the proof rule on its own is not sufficient to 
verify the required safety property. What additional conditions must INV be 
supplemented with to prove the required property? 
We must show that CL* will never occur from the nodes I,!J~, &, and $a, i.e., .we 
must demonstrate that the sequence of three transitions skip . . m-than . . /3 always 
occurs before CQ can occur; this can be argued for, so long as [28] 
1. the inequality 
u skip + Um-chan + u/3 < ‘a2 
holds true, and 
2. skip, m-chart, and /3 are enabled in any state satisfying the nodes $r, $*, 
and r,!~-, respectively. A transition r is enabled in all states of a node *i if 
*i --) e, (7) 
is valid. 
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According to (4), each transition in zrainCnre must be checked to see that it 
leads from a node to some other node. In fact, it is necessary to check only the 
exiting transitions. The following will define the notion of an existing transition. 
Let s be any state satisfying a node I&, and let T be any transition. There are three 
possibilities. Either 
r is disabled in ei-i.e., 4i A e7 evaluates to fake in s [s($~ A e,) = false], or 
r is enabled in $i-i.e., 
s( $i A e,) = true (8) 
in which case r has a successor state s’, and 
either T is a self-loop in 4i-i.e. s(#~ A e7 A t,k:) = true. If the transition 7 
occurs from s it leads back to the node Jli, i.e. S’ satisfies ei. 
or T exits from t,+i.e., s(qi A e, A 7 I,!$ ‘> = true. After the occurrence of r, the 
successor state S’ does not satisfy Jli. If the successor state s’ satisfies 
another node Gj in the proof diagram, then s(t,& A e7 A I),?> = true; in such 
a case we say that there is a path from ei to ej via r.6 Note that the 
following equivalence is valid: 
[*i Ae,A lIcIi7] f) [l({@iIi>T{@iI)]* (9) 
If a transition r either is disabled in all states satisfying a node $i, or is a 
self-loop in all states satisfying a node I,& then the validity of {I&) T {cp) trivially 
follows. Thus when checking the formula (41, it is sufficient to check only the 
exiting transitions. For example, in the case of the initial node I&, the only exiting 
transition is cyi. In fact, c~i exists in all states for which it is enabled. The successor 
node can be found automatically by computing the strongest postcondition of ~yi 
with respect to $,, (see [28] for the details). 
In Figure 2, each edge indicates an exiting transition. An edge labeled T should 
only be drawn from a source node cps to a set of destination nodes cpi, . . . , 40, if 
(rps17{(Pi v * * - v qk} holds true. As an example, the forked arrow labeled (pi 
indicates that {&J (pi {$i v I&} is true. Self-loops are not shown in the diagram. In 
other words, the proof diagram only shows those transitions that are enabled and 
lead to a destination node that is different from the source node. 
Given an arbitrary specification such as SrrainCote, CLP is used in the sequel 
both to aid in the construction of a suitable proof diagram and to automatically 
verify a given proof diagram once constructed. Based on the discussion given in 
this section, we summarize below the key points involved in constructing and 
verifying proof diagrams, before proceeding to the next section for the CLP 
discussion. 
The heuristic for constructing a proof diagram is: 
1. Start from an initial node $,, and check the validity of (1). 
2. Generate new nodes by exploring all exiting transitions from the current 
nodes. Compute destination nodes using strongest postconditions. For each 
new node check the validity of (3). If (3) fails to hold for a particular 
transition, try to satisfy the timing conditions (6) and (71. 
6Note that 7 “leads” from I,!+, to 9 iff for any state S, s(JI, A e7 
and “path” relations should not be confused. 
-+ (rl;,l) = true. Thus the “leads to” 
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To verify the property StrainGate given a proof diagram such as Figure 2, it is 
sufficient to establish the following [281: 
1. For each node I)~ such that 0 I i s 4, show the validity of (3). 
2. For each node lcIi show that each exiting transition r (except for the 
transition (w,) leads to cp dLf (I),, V - * * V $J, i.e., show the validity of (4). 
3. To take care of (Ye where it exits without a suitable destination node, check 
the validity of (7) and verify the inequality (6). 
The main detail in the above proof of SrrainCate involves propositional and 
predicate (and in larger examples arithmetic) reasoning. The temporal-logic com- 
ponent of the reasoning is quite small. It is for the nontemporal part of the 
reasoning that CLP is best employed. The check of step 2 above is time-consuming, 
as each transition must be checked to see if it exits from each node in the proof 
diagram. Although the sequel focuses mainly on step 2, each of the other steps can 
also be checked automatically using CLP. 
A final point, which will not be explored any further in this paper, is that the 
real-time part of the reasoning often requires the simultaneous olution of inequal- 
ities such as (6). CLP is obviously well suited for solving such scheduling inequali- 
ties, where some of the upper or lower time bounds are unknown. 
4. CONSTRAINT LOGIC PROGRAMMING FOR TIM’S 
Two CLP components are involved in representing and reasoning about TTMs: a 
knowledge base for representing the particular TIM that is to be analyzed, and a 
generic query model that is used to analyze a given knowledge base. 
Knowledge base. A TTM M is represented by a knowledge base of CLP facts, 
rules, and arithmetic constraints, in a way that stays close to the mathemati- 
cal representation of transition systems. The knowledge base for M is split 
into two components: one component resides in the file M . t t m, and the 
other in M . s f . The names M . t t m, M . s f will be used interchangeably both 
for the CLP code and the corresponding file names. 
M . t t m is the CLP description of M, including the types of its variables, its 
enabling conditions, its transformation functions, its initial condition, and 
(optionally) its lower and upper time bounds. 
M . s f is the CLP component that represents all the nodes in a proof 
diagram corresponding to a given specification of M. Each node (state 
formula) in the proof diagram is represented by an arithmetic constraint. 
Query Module. The query module QM uses CLP as the inference engine to 
query the knowledge base with questions in areas such as: 
Simple simulation. Given the current state of M, what transitions are 
enabled, and what are the successor states? 
Proof diagrams. What transitions are enabled in a given node of a proof 
diagram, what new nodes do exiting transitions lead to, and is a given 
proof diagram correct? QM semiautomates the construction of proof dia- 
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grams, and automates the check that a given proof diagram is correct, 
Even though the knowledge base will obviously change depending on 
which TIM is examined, the same query module QM is always used. 
Detailed knowledge of CLP is not necessary for the correct understanding and use 
of QM, though an understanding of the PROLOG inference mechanism (from 
which CLP is derived) is useful. 
Before discussing knowledge bases and the query module in detail, a brief 
discussion of the features of CLP is in order. 
4.1. Features of CLP 
The ability of CLP to deal with constraints directly (rather than with the set of 
states represented by the constraints) significantly eases the problem of combinato- 
rial explosion of states. For example, let X represent a TTM variable which ranges 
over the reals, and let some transition have enabling condition x > 1. Suppose a 
node in the proof diagram corresponds to the state formula x < 1. The transition 
is enabled in some state of the node if there is at least one state satisfying the 
conjunction of the two constraints [see (S)]; the appropriate query is thus 
1 ?- x < 1, x > 1. 
to which the expected answer is *** No ***, i.e. there is no state of the node 
from which the transition is enabled. 
If the above query is submitted to standard (non-CLP) implementations of 
PROLOG, an arithmetic-expression error results, as X is uninstantiated; the 
declarative bidirectional nature of PROLOG does not extend to arithmetic expres- 
sions. Standard PROLOG could be used to check the above conjunction with a 
generate (the states) and test (for satisfaction) method, but such a method is 
obviously unsatisfactory for checking large state spaces. 
In contrast to PROLOG, submission of the above query to CLP immediately 
yields the expected answer * * * No ** *. The current implementation of CLP 
uses Gaussian elimination to solve linear inequalities, and the first phase of the 
simplex algorithm to check the solvability of linear inequalities. Thus, by using 
CLP, an explicit state-by-state check (impossible anyway if there are an infinite 
number of states) is replaced by direct symbolic manipulation of the constraints. 
Thus, CLP is useful in proof-diagram construction because a question concerning 
satisfaction of state formulas in a state can be transformed into a question 
concerning the existence of solutions to a set of constraints. 
Constraints. Constraints in CLP consist of equations, inequalities, and inequa- 
tions built up from the application of the following operators to real constants and 
variables: 
1. the functions +, -, *, 1, 
2. the relations =, > =, >, < = , <, and 
3. the relation n eq, where x n eq Y denote the inequation X # Y. 
The symbols in items 1 and 2 have their usual meaning, and parentheses may be 
used to resolve ambiguities. The neq relation is not in the current implementation 
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of CLP. However, the algorithm used for equations may also be applied to 
inequations, and thus future implementations of CLP may be expected to deal with 
them. Appendix A contains a definition of neq that suffices for the present but is 
somewhat inefficient. The CLP manual may also be consulted for the description 
of many other special functors (e.g., s i n). The inequality symbol is implemented in 
PROLOG-III. 
4.2. Building the Knowledge Base 
The train-gate example (see Figure 1) will be used to illustrate how CLP repre- 
sents TTMs. 
4.2.1. t r a i nGa t e . t t m-Representing 77”s. Before dealing with the en- 
abling conditions and transformation functions of the TTM, truinGate we must 
first define the type of each TTM variable. The CLP fragment below defines the 
variable types, as well as a special predicate ma p. 
% Var Type range 
% ___ ____ _____ 
% Xl tr,ap,in 0,1,2 
% x2 up,down O,l 
% x3 Ll,L2,L3 0,1,2 
% Y tr,ap,in 0,1,2 
type(trainGate,xl,Xl):-Xl>=O, X1(=2. 
type(trainGate,x2,X2):-X2>=0, X2(=1. 
type(trainGate,x3,X3):-X3>=0, X3(=2. 
type(trainGate,y,Y):-Y>=O, Y<=2. 
type(trainGate,z,Z):-Z>=O. 
% map/3 is read: *‘The state-vector CX ,,X,,X,,Y,Zl is mapped to values in 
the state-space of trainGate ". 
% map(trainGate, Cxl,x2,x3,y,zl,CX,,Xz,x3,Y,Zl~:- 
type(trainGate,xl,Xl), 
type(trainGate,x2,X2), 
type(trainGate,x3,X3), 
type(trainGate,y,Y), 
type(trainGate,z,Z). 
%map/Z is a short way of calling map/3 and of obtaining the 
Xthe TTM variables. 
order of 
map(Ttm,Statevector):-map(Ttm,_,Statevector). 
To use the arithmetic constraint mechanism of CLP, activities must be trans- 
formed into sequentally ordered sets of integers. Thus the activity traveling is 0, 
approaching is 1, and ingute is 2. Clearly, there is no problem representing the 
types of variables such as z which have infinite ranges. 
A CLP variable is a logical variable defined within the scope of a rule or query, 
but having no meaning outside of its scope. By contrast, a TTM variable is 
“global” and thus should have the same meaning anywhere in the knowledge base. 
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If a CLP variable (e.g. xl) is to represent a TTM variable (e.g. the train activity 
variable x1), then there must be some way in which Xl can be “mapped” onto the 
type of x1. The purpose of the ma p predicate is to constrain all the CLP variables 
representing TIM variables to the appropriate type (via the type declaration). 
Thus, map must be used at the beginning of any query to the knowledge base, as 
will be illustrated in the sequel. 
ENABLING CONDITIONS. Enabling conditions for trainGate (from Table 1) are 
written as follows: 
en(trainGate,alphal,tX1,X2,X2,X3,Y,2l~:- 
x1=0. 
en(trainGate,alpha2,CX1,X2,X2,X3,Y,21~:- 
x1=1. 
en(trainGate,beta,CXl,XZ,X3,Y,Zl~:- 
XZ=O,X3=1,Y=l. 
en(trainGate,deLta,CXl,X3,Y,Z3):- 
X1=2,X2=1,X3=2. 
en(trainGate,m chan,CXl,XZ,X3,Y,Zl):- 
x3=0 - 
en(trainGate,skip,CXl,XZ,X3,Y,i!l~:- 
X3=1,Y neq 1. 
For example, en(trainGate,alphal,CX1,X2,X2,X3,Y,21) is read declara- 
tively as “the truinGate transition a t p ha 1 is enabled in any state satisfying 
x, = 0”. To produce all transitions that are enabled in the state 
((XltaP~roaching),(x,,up),( x,,Ll),(Y,~PP~~~c~~~g),(z,21)} (10) 
the following query can be used: 
1 ?- map(trainGate,CXl,X2,X3,Y,Z3), 
en(trainGate,L,CXl,XZ,X3,Y,Zl), 
X1=1,X2=O,X3=O,Y=1,2=21. 
L=atphaZ 
x1=1 
x2=0 
x3=0 
Y=l 
2=21 
*** Retry *** ? y 
L=m_chan 
x1=1 
x2=0 
x3=0 
Y=l 
2=21 
*** Retry *** ? y 
*** No more answers *** 
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The reply indicates that the transitions labelled a 1 p h a 2 and m-c h a n are enabled 
in the given state. 
TRANSFORMATION FUNCTIONS. The transformation functions are declared as 
follows: 
An advantage of using CLP can be seen with the representation of the a 1 p h a2 
transition involving the counter variable Z-the expression Z + 1 would not be 
allowed in standard PROLOGs except in queries in which Z is instantiated. Any 
valid arithmetic expression can be used instead of z + 1. The above CLP 
definition of transformation functions also allow for the computation of simultane- 
ous substitutions such as I,!+ (see the description of s f ex i t s and path in 
Section 4.3). 
In a simulation of TTM behavior there is often a need to compute the successor 
to the current state. The following query obtains successor state New Q to Q for the 
transition (Ye, where Q = C 1 ,O, 0,l ,2 II corresponding to the state given in (10): 
2 ?- map(trainGate,Q),h(trainGate,alpha2,Q,NewQ), 
Q=C1,0,0,1,211. 
Q=C1,0,0,1,211 
NewQ=C2,0,0,1,221 
*** Retry *** ? y 
*** No more answers *** 
In general, before applying the transformation function to compute a successor 
state, there should first be a check that the transition is enabled: 
3 ?- map(trainGate,Q),Q=CXl,X2,X3,Y,Zl, 
en(trainGate,alphal,Q), 
h(trainGate,alphal,Q,NewQ). 
Q=CO,XZ,X3,Y,Zl 
NewQ=Cl,X2,X3,Y,ZI 
The reply tells us that (Ye is enabled in the state C 0, X 2, X3, Y, Z I, i.e., x1 = 
traveling and the other components can be anything, and after the occurrence of 
LYE the successor state is C 1 ,x2 ,x3, Y, z 1, i.e., x1 = approaching and the other 
components are unchanged. The above query nicely indicates symbolic execution, 
as the components in the state vector need not always be instantiated-an answer 
such as Q = [: 0, X 2, X 3, Y , Z 1 in fact represents an infinite number of states. 
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4.2.2. t r a i n G a t e . s f-Representing Proof Diagrams. Nodes in the proof dia- 
gram of Figure 2 are represented as follows: 
sf(trainGate,O,CXl,X2,X3,Y,ZI):- 
X1=0,X2=0,(X3=0; X3=1,Y neq I). 
sf(trainGate,l,CXl,X2,X3,Y,Z3):- 
Xl=l,X2=O,X3=1,Y neq 1. 
sf(trainGate,2,CXl,X2,X3,Y,ZI):- 
x1=1,X2=0,X3=0. 
sf(trainGate,3,CXl,X2,X3,Y,Z7):- 
x1=1,x2=O,X3=1,Y=1. 
sf(trainGate,4,CXl,X2,X3,Y,Z3):- 
x2=1,X3=2. 
The first sf predicate above asserts: the node I,/I~ in the proof diagram of 
trainGate is satisfied by a state whose component variables x1, x2, x3, y, and z 
take on values satisfying the state formula 
x,=travelingAx,=upA(x,=Ll V(x,=L2Ay#approaching)). 
Some queries in the sequel require negated versions of the above state formulas. 
Since negation in CLP (as in PROLOG) is “unsafe”, a simple way of getting 
around this problem is provided in Appendix B. 
4.3. Q M-The Query Model 
Simple simulation and symbolic execution using the knowledge base was illustrated 
in Section 4.2. We now illustrate construction and analysis of proof diagrams for 
verification. Each query supported by QM is illustrated with an example-however, 
the reader should refer to Appendix A for complete details of the CLP code for 
QM. 
4.3.1. Determining Enabled and’Exiting Transitions. The s f en a b 1 e d predicate 
may be used to determine which transitions are enabled from a given state 
formula. For example, to construct the proof diagram in Figure 2 starting from the 
initial node #a, it must be determined which transitions are enabled from 40, so 
that successor nodes can be explored. Consider the query: 
4 ?- sfenabled(trainGate,Transition,O). 
Transition = aLpha 
*** Retry *** ? y 
Transition = m_chan 
*** Retry *** ? y 
Transition = alpha1 
*** Retry *** ? y 
Transition = skip 
*** Retry *** ? y 
Transition = alpha1 
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*** Retry *** ? y 
Transition = skip 
*** Retry *** ? y 
*** No more answers *** 
The answer to the query is that each of (Ye, m-chart, and skip is enabled from I,!J~ 
(and no other train-gate transitions are so enabled). As indicated by (8), the query 
asks: “For what train-gate transitions T, is there a state satisfying the state-formula 
(eO A e,)?“. 
Queriessuchas sfenabLed,havingthestatevector CXl,X2,X3,Y,Zl asan 
argument,havetwoversions:e.g.sfenabIed/4andsfenabIed/5.Thesfen- 
a b I ed / 5 predicate performs all the tasks of s f e na b I ed / 4. In addition, it 
returns the constraints under which the answer is satisfied for reasons explained in 
Appendix A. 
The existence of a disjunction (the semicolon in CLP) in a state formula creates 
a choice point, so that an alternative derivation is pursued on backtracking. As a 
result, the same answer a L p h a 1 (for example) is returned three times. It is 
straightforward to construct “filters” so that duplicated results are not repeated. 
The transitions m-than and skip are self-loops, although the s fen a b L ed 
predicate does not indicate this fact. In the construction of proof diagrams for 
invariances, self-loops need not be explored any further in the proof diagram, as 
they do not lead to new nodes. The s f ex i t s and ex i t s predicates ignore 
self-loops and produce as answers only those transitions that exit from a given 
node (s f e x i t s) or that exit from the proof diagram (e x i t s). 
The predicate s f e x i t s is similar to s fen a b I ed except that it filters out 
self-loops. If there is any state satisfying (& A e7 A 7 $,J), then, as determined by 
(9), the transition 7 exits from $O. Therefore, a ye s answer to the s f e x i t s query 
returns all the transitions that are not self-loops (but are exiting transitions): 
5 ?- sfexits(trainGate,Transition,O). 
Transition = alpha1 
Thus a1 is the only transition to exit from the node &,. Construction of the proof 
diagram can then proceed by exploring the LYE path, as explained in the summary 
at the end of Section 3. 
The predicate ex i t s may be used to check the validity of (4), which is the 
crucial step in verification. For example, the query 
8 ?- exits(trainGate,Transition,StateformulaNo). 
Transition = alpha2 
StateformulaNo = 1 
*** Retry *** ? 
indicates that (Ye exits from $1 to a state not satisfied by any node in the proof 
diagram. Subsequent retries confirm that cz2 also leads to states inconsistent with 
the specification at nodes I& and I,&. Thus all paths satisfy the specification 
StrainCate with the exception of ‘Y* from $1, I,& I/+ 
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The e x i t s predicate checks that for each transition T and node I),. there is a 
constraint (set of states) satisfying’ -[{Jli}7{&, V . * * V $&I. A No answer means 
that there are no such satisfying states, i.e., (4) is valid. A Yes answer lists those 
paths that are unsatisfactory. 
4.4. Verifying Specifications with Proof Diagrams 
The correctness of the proof diagram for t r a i nGa t e . s f can be checked as 
follows: 
1. Set up the knowledge base t r a i n G a t e . t t m (to represent the train gate) 
and t r a i n G a t e . s f (to store the nodes of the proof diagram’). 
2. Append to t r a i n G a t e . s f the negated nodes as indicated in Appendix B. 
3. Consult QM, trainGate.ttm, and trainGate.sf withCLP. 
4. Use ex i t s to check’ the validity of (4). For paths that exit the proof 
diagram, the checks (61, (7) must be made. 
4.5. Constructing Proof Diagrams 
As mentioned previously, the s f e x i t s query determines exiting transitions in the 
construction of proof diagrams. When only part of the proof diagram has been 
constructed, and a new node is added, it is necessary to determine if any of the 
exiting transitions are on paths from the new node to the current one. The 
predicate path(Ttm,SFa,Transition,SFb) determines if there is a path 
from state formula S F a to S F b via T r a n s i t i on for the stated TTM. If S F a, 
T ran s i t i on, S F b are uninstantiated in a query, then pa t h will find all paths 
including self-loops:” 
6 ?- path(trainGate,3,Transition,4). 
Transition = beta 
*** Retry *** ? y 
*** No more answers *** 
7 ?- path(trainGate,4,Transition,3). 
*** No *** 
Thus p is the only transition on a path from I,& to I)~, and there is no transition on 
a path from I++~ to I&. 
7See metanegsf in AppendixB. 
*The nodes are assumed to satisfy the formulas specified by (3). CLP may be used to do this check 
-a No answertothequery sf(trainGate,Nodeno,CX1,XZ,X3,Y,Z7), Xl=ingate,XZ=up 
means that (3) is valid. 
‘The complete proof diagram of all five nodes given by cp dzf(J10 V . . . v +.J is checked by the 
e x i t s query. However, it is not necessary to always check all the nodes simultaneously. A more 
efficient check is described in [28]. 
“Though it is possible to check complete proof diagrams with path, a friendlier version (called 
f i 1 t e r p a t h) will be described below. 
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Even if there is a path from & to $d via /3 (i.e., some of the states in which p is 
enabled in & have successors in I)& it does not necessarily follow that /? leads 
from I& to IJ~. The following query may be able to check for the “leads to” 
relation: 
a ?- sfenabled(trainGate,beta,3,Q), 
h(trainGate,beta,Q,SuccessorQ), 
negsf(trainGate,4,SuccessorQJ. 
*** No *** 
The NO answer indicates that there is no state satisfying 
c*3 Ae,A lK>, 
from which the validity of (+3} /3 (+J follows [see (9>1. 
By contrast, the transition (Y* is enabled from $,,, but no successor states satisfy 
I)~. Thus we obtain 
9 ?- sfenabled(trainGate,alpha2,3,Q), 
h(trainGate,alphaZ,Q,SuccessorQ). 
negsf(trainGate,4,SuccessorQ). 
Q=C1,0,1,11 
SuccessorQ= C2,0,1,11 
*** Retry *** ? y 
SucccessorQ=CZ,O,l ,I1 
*** Retry *** ? y 
*** No more answers *** 
instead of the No answer of the previous query. 
Simultaneous substitution and negation (as in 7 I):) is performed in CLP by 
h(Ttm,Transition,Q,SuccessorQ), 
negsf(Ttm,StateformulaNo,SuccessorQ) 
The predicate f i 1 t e r pa t h ( T t m 1 returns a list of all paths between nodes in 
M . s f that are not self-loops. The predicate f i 1 t e r pa t h ( T t m , F i L e 1 does the 
same thing, except it redirects its output to F i L e. A filename must be specified for 
F i L e, and thus f i L t e r p a t h / 2 is not bidirectional. If the filename starts with an 
uppercase letter, or if it contains any characters in it that are not letters (such as a 
period, comma, etc.), then it must be enclosed in single quotes. 
Ttm: trainGate 
From node: 0 
Transition: alpha1 
To node: 2 
Ttm: trainGate 
From node: 0 
Transition: alpha1 
12 ?- filterpath(trainGate). % find all paths for all the 
% state formulas in trainGate. 
% Direct all output to screen. 
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To node: 1 
itm: trainGate 
From node: 4 
Transition: delta 
To node: 0 
*** Yes*** 
13 ?- filterpath(trainGate, ‘trainGate.paths 'I. 
% Same as filterpath/l, 
% except output is 
% redirected to the file 
% trainGate.paths. 
*** Yes*** 
Thus the f i 1 t e r pa t h predicate can be used to check that all the paths in the 
proof diagram are correct, and none have been left out. 
5. DISCUSSION 
In this paper we have shown that CLP(%t) is a useful language for representing 
discrete event processes and reasoning about them. The implicit symbolic nature of 
arithmetic constraints used in CLP(%) is an important improvement over state 
bindings produced by unification in PROLOG, especially when dealing with 
infinite-state transition systems. It was argued that the operational nature of 
transition systems favors the use of logic programming over the use of straight 
theorem provers for mechanizing verification. A general theorem prover may prove 
more powerful if transition systems are axiomatized, but then the visual intuition 
of transition systems is lost. 
As mentioned in the introduction, the verification techniques discussed in this 
paper have been applied to larger systems than the train-gate example. However, a 
possible area of future research is the investigation of modular decomposition 
methods so as to deal with much larger systems that can currently be accommo- 
dated. Another major area of research is the extension of the query module to 
handle liveness and real-time response specifications, which may also be verified 
via proof-diagram analysis. 
APPENDIX A. THE CLP CODE FOR THE QUERY MODULE QM 
This appendix mentions a few implementation details as well as giving the CLP 
code for the query module. 
Until inequations are implemented in CLP, the following definition can be used: 
?- op(40,xfx,neq). 
A neq B :- A >= B+l; A <= B-l. 
The clause A > B, A < B could have been used to define the inequation. 
However, since CLP has been developed for real numbers, some accommodation 
must be made for integer types. If there is no real solution set, then clearly there is 
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no integer set. Nevertheless, an answer constraint may have a real solution space, 
yet fail to have an integer solution space. In order to ensure that a Y es answer 
from CLP means that there is not only a real solution but also an integer solution 
with the constraints, it is advisable never to use the symbol < or > in simple 
constraints. In this way, constraints such as 1 ?- 2 < X, X < 3 will not yield 
the answer yes where in fact no integer solution exists. Obviously, any constraint 
x < Y can be transformed into x < = Y - 1 for integer arithmetic (and a similar 
transformation can be used for >). For constraints where this is not enough (e.g. 
nonlinear constraints), queries such as s f e na b 1 ed / 5 must be called instead of 
s fen a b 1 ed / 4 so that the satisfying constraints can be checked further for 
integer solutions. There is thus obviously a great need for mixed integer and real 
constraint logic programming. 
CLP(%) can be improved from the user’s point of view. In addition to features 
such as tail-recursion optimization, efficient garbage collection, and the ability to 
interface with other languages found in industrial-strength PROLOGs, implemen- 
tation of “inequation” solving and provision of measures of numerical sensitivity 
would be useful. 
The CLP code for QM is provided below: 
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%% 
%%%% %%%% 
%%%% general.clpr - general utilities file used by QM %%%% 
%%%% %%%% 
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%% 
?- reconsult< 'lusr/lib/clpr/all '1. % get the ALL predicate. Similar 
% to setof/findall/bagof 
% some general predicates written in CLP. 
?- opC50, xfx, :). % 'replace ' (in transformation function) % 
?- opC40, xfx, neq). X 'NotEquals ’ for integers. % 
?- opC40, xfx, in). X eg. 3 in C1,2,3,41. X 
?- opC40, xfx, nin). % 'NotIn ' eg. 1 nin C2,3,41. % 
% See predicate belou X 
X in [X/Rest]. % found X in set. % 
X in CY[Restl:- % X not found, look for next % 
X in Rest. % occurrence. % 
X nin CAIRestl:- X If X neq A then check if X nin % 
X neq A, % rest of set. % 
X nin Rest. 
X nin Cl. % base case: X is not in empty set % 
X neq C\== in C-Prolog) for integers. 
A neq B:- 
A>=B+l; A<=B-1. 
translateListToTermCC1, true). 
translateListToTermCCL(Rest1, CL, Term)):- 
translateListToTerm(Rest, Term). 
writeList( 
uriteListCCHITl):- 
QritelnCH), writeList( 
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%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%% 
%X%X %X%X 
%X%X PM - Query module %X%X 
%X%X %X%X 
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%% 
?- reconsult< 'general.clpr '1. 
X map/2 to be used in conjunction with map/3 
map(Esm, Order):- 
map(Esm, _, Order). 
X return the required ordering of the ESM variables. 
X ie. the order they must be in for the state vector Q 
ordering(Esm, Order):- 
onceCmap(Esm, Order, _ 1). 
X Find all transitions '7ransition "that are enabled from a state- 
formula 
1: SF for the stated ESM, (both self-loop and exiting). 
sfenabled(Esm, Transition, SF):- 
map(Esm, Qj, 
sf(Esm, SF, Q), 
en(Esm, Transition, Q). 
X same as sfenabled/3 but returns the state vector Q as well. 
sfenabled(Esm, Transition, SF, Q):- 
map(Esm, Q), 
sf(Esm, SF, Q), 
en(Esm, Transition, 8). 
X Find all transitions Transition that exit state-formula SF 
X (for a given Esm) that aren 't self loops. 
sfexits(Esm, Transition, SF):- 
sfenabled(Esm, Transition, SF, Q), 
h(Esm, Transition, Q, NQ), 
negsf(Esm, SF, NQ). 
X same as sfexitsf4, but returns Q as well 
sfexits(Esm, Transition, SF, Q):- 
sfenabled(Esm, Transition, SF, 91, 
h(Esm, Transition, Q, NQ), 
negsf(Esm, SF, NQ). 
X find a path from state-formula SF1 to state-formula SF2 via Transition 
% for a given Esm. 
path(Esm, SFI, Transition, SFZ):- 
sfenabled(Esm, Transition, SFI, Qj, 
h(Esm, Transition, Q, NQ), 
sf(Esm, SF2, NQ). 
% same as pathI4, but returns the satisfying Q as well. 
path(Esm, SFI, Transition, SF2, Q):- 
sfenabled(Esm, Transition, SFl, Qj, 
h(Esm, Transition, Q, NQ), 
sf(Esm, SF2, NQ). 
X find ALL paths for all the state -formulas of a given Esm. 
X filterpath filters out all self loops, and prints the results to 
X the screen in a cleaner format. 
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filterpath(Esm):- 
path(Esm, SFI, Transition, SFZ), 
filter(Esm, SFI, Transition, SFZ), 
fail. 
filter-path(_). 
filterl(Esm, SFl, Transition, SF2):- 
(SF1 = SF2; 
printf("\nEsm: %s\nFrom node: Xd\nTransition: Xs\nTo node: Xd\n", 
CEsm, SFl, Transition, SF211 
), !. 
X same as filterpath/l, except it redirects the output to File. 
filterpath(Esm, File):- 
tell(File), 
path(Esm, SFl, Transition, SFZ), 
filterl(Esm, SFl, Transition, SFZ), 
fail. 
filterpath(_, _I:- told. 
X Get all the transitions Transitions that exit the state-formula SF but 
x don 't go to another state-formula within the predicate space. 
exits(Esm, Transition, SF):- 
sfenabled(Esm, Transition, SF, Q), 
h(Esm, Transition, P, Ng), 
metanegsf(Esm, NQ). 
X same as exits/3, except it returns the constraints of the 
X satisfying state vector e as well. 
exists(Esm, Transition, SF, g):- 
sfanabled(Esm, Transition, SF, 81, 
h(Esm, Transition, Q, NP), 
metanegsf(Esm, Ng). 
APPENDIX B. NEGATIONS OF STATE FORMULAS 
The negation n e g s f of each s f predicate is given by 
negsf(trainGate,O,CXl,X2,X3,Y,Zl):- 
Xl neq 0; X2 neq 0; (X3 neq 0,(X3 neq 1; Y=l)). 
negsf(trainGate,l,CXl,X2,X3,Y,Zl~:- 
Xl neq 1; X2 neq 0; X3 neq 1; Y=l. 
negsf(trainGate,2,CXl,X2,X3,Y,Zl):- 
Xl neq 1; X2 neq 0; X3 neq 0. 
negsf(trainGate,3,CXl,X3,Y,Z3):- 
Xl neq 1; X2 neq 0; X3 neq 1; Y neq 1. 
negsf(trainGate,4,CXl,X2,X3,Y,Zl):- 
X2 neq 1; X3 neq 2. 
metanegsf(trainGate,CXl,X3,Y,Z7):- 
negsf(trainGate,O,CXl,X2,X3,Y,ZlI, 
negsf(trainGate,l,CXl,X2,X3,Y,Zl~, 
negsf(trainGate,2,CXl,X3,Y,Z3), 
negsf(trainGate,3,CXl,X2,X3,Y,ZlI, 
negsf(trainGate,4,CXl,X2,X3,Y,ZlI. 
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The negations are produced by running the UNIX tool lex on t r a i n6a t e . s f. Zex 
appends to the field negated predicates and me t an e g s f . The negations are used 
by QM, and cannot be done in CLP because negation is unsafe. 
The author is indebted to both Jean-Louis Lassez and Joxan Jaffar for their advice on the pragmatics of 
constraint logic programming, as well as to the anonymous referees of this paper. Jeff Klein helped to 
produce the CLP code for the train-gate and numerous other examples. 
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